

Document Number 33

Entry 33 of 33

File: USPT

Dec 10, 1985

US-PAT-NO: 4558413

DOCUMENT-IDENTIFIER: US 4558413 A

TITLE: Software version management system

DATE-ISSUED: December 10, 1985

INVENTOR - INFORMATION:

NAME CITY ZIP CODE COUNTRY STATE Los Altos CA N/A N/A Schmidt; Eric E. N/A Lampson; Butler W. Philadelphia PA N/A

ASSIGNEE INFORMATION:

TYPE CODE NAME STATE ZIP CODE COUNTRY CITY

N/A Xerox Corporation Stamford CTN/A 02

APPL-NO: 6/ 553724

DATE FILED: November 21, 1983

INT-CL: [4] G06F 15/20

US-CL-ISSUED: 364/300; 364/200

US-CL-CURRENT: 707/203; 364/221, 364/221.2, 364/222.81, 364/222.82, $\frac{364/228.3}{364/243.}, \frac{364/229}{364/243.4}, \frac{364/229.2}{364/243.41}, \frac{364/236.2}{364/248.1}, \frac{364/242.94}{364/262.4}, \frac{364/242.95}{364/275.1}, \frac{364/275.1}{364/282.1}, \frac{364/280.4}{364/282.1}, \frac{364/280.4}{364/282.1}, \frac{364/280.6}{364/280.5}, \frac{364/280.4}{364/280.5}, \frac{364/280.7}{364/282.1}, \frac{364/280.3}{364/282.1}, \frac{364/280.3}{364/28$

FIELD-OF-SEARCH: 364/300

REF-CITED:

U.S. PATENT DOCUMENTS

PAT-NO ISSUE-DATE PATENTEE-NAME US-CL 364/300 4309756 January 1982 Beckler

ART-UNIT: 232


PRIMARY-EXAMINER: Zache; Raulfe B.

ATTY-AGENT-FIRM: Carothers, Jr.; W. Douglas

ABSTRACT:

A software version management system, also called system modeller, provides for automatically collecting and recompiling updated versions of component software objects comprising a software program for operation on a plurality of personal computers coupled together in a distributed software environment via a local area network. The component software objects include the source and binary files for the software program, which stored in various different local and remote storage means through the environment. The component software objects are periodically updated, via a system editor, by various users at their personal computers and then stored in designated storage means. The management system includes

Help Logout



Document Number 19

Entry 19 of 33

File: USPT

Oct 3, 1995

US-PAT-NO: 5455938

DOCUMENT-IDENTIFIER: US 5455938 A

TITLE: Network based machine instruction generator for design

verification

DATE-ISSUED: October 3, 1995

INVENTOR-INFORMATION:

STATE ZIP CODE COUNTRY NAME CITY Ahmed; Sultan Santa Clara CA 95054 N/A

APPL-NO: 8/ 306267

DATE FILED: September 14, 1994

INT-CL: [6] $\underline{G06}$ \underline{F} $\underline{11}/\underline{00}$, $\underline{G01}$ \underline{R} $\underline{31}/\underline{28}$ US-CL-ISSUED: 364/488; 371/27, 395/183.13

US-CL-CURRENT: 395/500.06; 395/500.02, 714/37, 714/738 FIELD-OF-SEARCH: 371/15.1, 371/16.2, 371/19, 371/27, 371/23, 364/481, 364/488, 364/489, 364/490, 364/274.1, 364/274.2, 364/274.5, 364/275.6,

364/267, 364/267.91, 364/578, 395/575, 395/600

REF-CITED:

U.S. PATENT DOCUMENTS

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
4012625	March 1977	Bowen et al.	371/22.6
4692921	September 1987	Dahbura et al.	371/27
4878179	October 1989	Larsen et al.	364/490
5027353	June 1991	Jarwala et al.	371/27
5036474	July 1991	Butts et al.	364/489
5168563	December 1992	Shenoy et al.	364/488
5202889	April 1993	Aharon et al.	371/27
5297150	March 1994	Clark	371/19
5323400	June 1994	Agarwal et al.	371/22.3
5371747	December 1994	Brooks et al.	371/19
5377201	December 1994	Chakradhar et al.	371/27
5379231	January 1995	Pillage et al.	364/488
5390193	February 1995	Millman et al.	371/27

ART-UNIT: 243

PRIMARY-EXAMINER: Beausoliel, Jr.; Robert W.

ASSISTANT-EXAMINER: Decady; Albert

ABSTRACT:

A machine instruction generator which generates a sequence of processor test instructions by traversing sites on a network, each of which has a local state corresponding to a group of related machine instructions. The



Document Number 3

Entry 3 of 33

File: USPT

Apr 13, 1999

US-PAT-NO: 5893910

DOCUMENT-IDENTIFIER: US 5893910 A

 $\tt TITLE:$ Method and apparatus for establishing the legitimacy of use of a block of digitally represented information

DATE-ISSUED: April 13, 1999

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY Martineau; Pierre G. Longueuil N/A N/A CAX Spackman; Stephen P. Montreal N/A N/A CAX

ASSIGNEE INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Softguard Enterprises Inc. Brossard N/A N/A CAX 03

APPL-NO: 8/ 582736

DATE FILED: January 4, 1996

INT-CL: [6] $\underline{G06}$ \underline{F} $\underline{17/30}$

US-CL-ISSUED: 707/10; 707/104, 707/9, 395/712, 380/3, 380/4 US-CL-CURRENT: 707/10: 380/3, 380/4, 395/712, 707/104, 707/9

US-CL-CURRENT: 707/10; 380/3, 380/4, 395/712, 707/104, 707/9 FIELD-OF-SEARCH: 395/601, 395/616, 395/609, 395/619, 395/186, 395/712, 326/8, 380/3, 380/4, 707/1, 707/9, 707/200, 707/203, 707/10, 707/104

REF-CITED:

U.S. PATENT DOCUMENTS


PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
4924378	May 1990	Hershey et al.	395/187.01
5301231	April 1994	Abraham et al.	380/4
5440738	August 1995	Bowman et al.	707/6
5483658	January 1996	Grube et al.	395/800
5553143	September 1996	Ross et al.	380/25
5761499	June 1998	Sonderegger	707/10

FOREIGN PATENT DOCUMENTS

FOREIGN-PAT-NO PUBN-DATE COUNTRY
0 332 304 September 1989 EP
WO 93/01550 January 1993 WO

ART-UNIT: 276

PRIMARY-EXAMINER: Kulik; Paul V. ASSISTANT-EXAMINER: Robinson; Greta L.



Document Number 31

Entry 31 of 33

File: USPT

US-PAT-NO: 4777588

DOCUMENT-IDENTIFIER: US 4777588 A

TITLE: General-purpose register file optimized for intraprocedural register allocation, procedure calls, and multitasking performance

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Case; Brian W.	Mountain View	CA	N/A	N/A
Fleck; Rod G.	Mountain View	CA	N/A	N/A
Johnson; William M.	San Jose	CA	N/A	N/A
Kong; Cheng-Gang	San Jose	CA	N/A	N/A '
Moller; Ole	Nivaa	N/A	N/A	DKX

ASSIGNEE INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Advanced Micro Devices, Sunnyvale CA N/A N/A 02 Inc.

APPL-NO: 6/ 771311 DATE FILED: August 30, 1985

INT-CL: [4] G06F 9/34 US-CL-ISSUED: 364/200

US-CL-CURRENT: 712/41; 364/DIG1, 712/229

FIELD-OF-SEARCH: 364/2MSFile, 364/9MSFile, 364/300

REF-CITED:

U.S. PATENT DOCUMENTS

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
3461433	August 1969	Emerson	364/200
4037214	July 1977	Birner et al.	364/200

ART-UNIT: 237

PRIMARY-EXAMINER: Heckler; Thomas M. ASSISTANT-EXAMINER: Kulik; Paul V.

ATTY-AGENT-FIRM: Salomon; Kenneth B. Tortolano; J. Vincent

ABSTRACT:

A high speed register file for use by an instruction processor suitable for reduced instruction-set computers (RISCs) is disclosed which is preferably used with an efficient register allocation method. The register file facilitates the passing of parameters between procedures by dynamically providing overlapping registers which are accessible to both procedures. Each procedure also has a set of "local" registers assigned to it which are inaccessible from other procedures. The register file is